

AF 70

PATENT

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to Mail Stop Appeal Brief, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

July 17, 2007

Date

Joanne Bourguignon

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor: John S. Worley

Serial No. 10/768,306

Filed: January 29, 2004

For: IMMEDIATE VIRTUAL MEMORY

Examiner: Brian R. Peugh

Group Art Unit: 2187

Docket No. 200208206-1

Date: July 17, 2007

Mail Stop Appeal Brief  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

RESPONSE TO NOTIFICATION OF NON-COMPLIANT APPEAL BRIEF


UNDER 37 CFR § 41.37

Sir:

In response to the Appeal Brief filed February 8, 2007 and the Notification of Non-Compliant Appeal Brief under 37 CFR 41.37 dated June 20, 2007, Applicants respectfully submit an amended Appeal Brief that correctly contains a concise statement of each ground of rejection presented for review (37 CFR 31.37(c)(1)(vi)) and arguments under separate heading for each ground of rejection on appeal (37CFR 41.37(c)(1) (vii)).

Applicant believes that no fee is required. However, at any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account No. 50-2976. A duplicate copy of this transmittal letter is enclosed.

Respectfully submitted,  
John S. Worley  
Olympic Patent Works PLLC

  
Robert W. Bergstrom  
Registration No. 39,906

Enclosures:

Postcards (2)  
Amended Appeal Brief

Olympic Patent Works <sup>PLLC</sup>  
P.O. Box 4277  
Seattle, WA 98194-0277  
206.621.1933 telephone  
206.621.5302 fax



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re patent application of:

Inventor: John S. Worley

Serial No. 10/768,306

Filed: January 29, 2004

For: IMMEDIATE VIRTUAL MEMORY

Examiner: Brian R. Peugh

Group Art Unit: 2187

Docket No. 200208206-1

Date: July 17, 2007

---

AMENDED APPEAL BRIEF

Mail Stop: Appeal Briefs – Patents  
Commissioner of Patents and Trademarks  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

This amended appeal is from the Notification of Non-Compliant Appeal Brief dated June 20, 2007. The appeal is from the decision of the Examiner, in an Office Action mailed September 7, 2006, finally rejecting claims 1-31.

REAL PARTY IN INTEREST

The real party in interest is Hewlett-Packard Development Company, LP, a limited partnership established under the laws of the State of Texas and having a principal place of business at 20555 S.H. 249 Houston, TX 77070, U.S.A. (hereinafter "HPDC"). HPDC is a Texas limited partnership and is a wholly-owned affiliate of Hewlett-Packard Company, a Delaware Corporation, headquartered in Palo Alto, CA. The general or managing partner of HPDC is HPQ Holdings, LLC.

### RELATED APPEALS AND INTERFERENCES

Appellant's representative has not identified, and does not know of, any other appeals of interferences which will directly affect or be directly affected by or have a bearing on the Board's decision in the pending appeal.

### STATUS OF CLAIMS

Claims 1-31 are pending in the application. Claims 1-31 were finally rejected in the Office Action dated September 7, 2006. Appellants' appeal the final rejection of claims 1-31, which are copied in the attached CLAIMS APPENDIX.

### STATUS OF AMENDMENTS

No Amendment After Final is enclosed with this brief. The last Amendment was filed May 30, 2006.

### SUMMARY OF CLAIMED SUBJECT MATTER

#### Overview

As set forth in the Technical Field section of the current application, the currently claimed invention is "a method and system for efficiently providing default values to software without allocating or initializing the memory pages and without occupying space in the memory hierarchy." The method and system of the current claims are referred to as providing "immediate virtual memory" by Appellant. Immediate virtual memory is a new type of virtual memory made possible by features of the Intel Itanium® architecture and other modern processor architectures and by the currently claimed invention. The phrase "immediate virtual memory" was not previously used in operating systems, to Appellant's knowledge, and no mention of "immediate virtual memory" occurs within any of the cited references. The phrase "immediate virtual memory" was specifically selected as a new, previously unused phrase to describe the new type of virtual memory to which the current application and claims are directed. The phrase "immediate virtual memory" is defined, in great detail, in the current application, as discussed below.

Currently available virtual memory systems provided and supported by currently available operating systems are described in the Background of the Invention

section of the current application, beginning on line 16 of page 1, with reference to Figures 1 and 2. In general, virtual memory systems provide much larger memory address spaces to the processes executing on a computer system than the physical memory resource available within the computer system. This is accomplished by translating virtual memory addresses to physical memory addresses and paging data into physical memory from much higher capacity mass-storage devices and out of physical memory to the much higher capacity mass-storage devices as needed to give the illusion of a larger memory address space to processes executing within the computer system. The background section discusses translation look-aside buffers ("TLB"), a set of specialized, high-speed registers that store most recently accessed virtual-page translations, in the paragraph beginning on line 14 of page 2.

As discussed beginning on line 25 of page 3 of the current application:

When an operating system or application program begins execution, or when additional memory is allocated for operating system or program use, a computer system commonly allocates a large number of virtual pages on behalf of the operating system or application program. In many cases, the operating system or application program expects that newly allocated virtual pages are initialized to a default value. . . . In many currently available computer systems, the newly allocated virtual memory pages are fully instantiated, meaning that, when sufficient physical memory is available, a physical memory page corresponding to the virtual memory page is assigned for the virtual memory page and that the physical memory page is initialized to the default value.

Figure 2 illustrates the above-mentioned allocation of virtual memory pages on behalf of a process. As shown in Figure 2, the virtual memory pages are allocated in memory, TLB entries corresponding to the virtual memory pages are placed into the TLB, and the physical pages corresponding to the virtual memory pages are initialized to have a default value. In the case shown in Figure 2, the default value is "0." As pointed out in the paragraph beginning on line 4 of page 4, "[i]n general, virtual memory pages are either immediately initialized, under program control, as part of the virtual-page allocation process, or selected from a pool of pre-initialized pages that are zeroed or otherwise initialized in a background, operating-system process." As further pointed out in that paragraph, the initialization of virtual-memory pages is computationally expensive and may involve significant time delays. In the paragraph beginning on line 17 of page 4, Appellant points out that because of the computationally expensive and potentially slow initialization of virtual-memory pages in currently available operating systems, manufacturers, designers, and users of computer systems have all recognized the need for systems and methods that efficiently initialize newly

allocated virtual-memory pages.

As pointed out in the current application, beginning on line 16 of page 7, while the value "0" is most commonly considered the default value for newly initialized virtual-memory pages, other initializations may be desirable. Two examples are then provided, the value "1" and initialization to randomly generated numbers. A third example is provided beginning on line 2 of page 8, in which all bytes within a virtual memory page are initialized to the binary value "0010." On line 17 of page 8, the application makes clear that additional default initializations are possible. Additional examples, mentioned beginning on line 4 of page 8, include algorithmically generated numeric patterns, environmental variables, and other such values. Thus, it is abundantly clear in the current application that a large variety of different repeated-single-value and more complex, computed-value initializations are contemplated as default values provided by the currently claimed immediate virtual memory.

Immediate virtual memory, to which the current application and claims are directed, is well summarized in the summary of the invention section of the current application:

One or more bit flags within each translation indicate whether or not a corresponding virtual memory page is immediate. READ access to immediate virtual memory is satisfied by hardware-supplied or software-supplied values. WRITE access to immediate virtual memory raises an exception to allow an operating system to allocate physical memory for storing values written to the immediate virtual memory by the WRITE access.

To further summarize, immediate virtual memory results in allocation of physical memory only in the case of a WRITE access. If the virtual memory is accessed only for READ operations, then no physical memory need be allocated, since the values returned to the accessing entity as a result of a READ operation are generated either in hardware or by executable software routines. In other words, the default value or values to which an immediate virtual memory page is initialized are not stored in a physical memory page corresponding to a virtual-memory page, but are instead generated, on each access, by hardware or by executable software routines unless a WRITE access is directed to the virtual memory page.

Figure 3 of the current application illustrates a logical mechanism embodied in processor logic that implements immediate virtual memory. In Figure 3, the virtual page number 310 within a virtual address 308 is used to access the TLB entry 302 corresponding to the virtual address. The TLB entry includes an immediate bit flag 304. When the virtual

address is accessed by a process, the processor checks, in step 312 in the control-flow diagram included in Figure 3, whether or not the immediate bit 304 is set. If the immediate bit is not set, then the processor accesses the page through the standard virtual-memory hierarchy, in step 314. However, if the immediate bit is set, as determined in step 312, then, in step 316, the processor determines whether or not the access to the virtual address is a WRITE or READ access. In the case of a READ access, default data is returned, in step 320. As discussed above, the default data is generated either by hardware or by an executable software routine; and is not actually stored within the page-based memory system of the computer. No physical memory needs to have been allocated for the page in order to fully execute a READ access directed to an immediate virtual memory address. By contrast, if the access is a WRITE access, as determined in step 316, then the processor generates an uninstantiated page exception, in step 318, which invokes exception handling by the operating system to allocate and access the page, as discussed in the current application beginning on line 17 of page 6, which eventually leads to the processor accessing the page through the standard virtual-memory hierarchy, in step 314..

To summarize, immediate virtual memory is virtual memory that is physically allocated by a memory system only in the case that the memory is accessed for a WRITE operation. Immediate virtual memory can be successfully and repeatedly accessed for READ operations without physical allocation and initialization of pages within memory, because immediate virtual memory is considered to have been initialized to a default value, and that default value can be generated in hardware or programmatically by an executable software routine, rather than being fetched from initialized pages within the memory system. The term "immediate" can be thought of as describing the process by which values can be returned, in response to a READ operation, directly, or immediately, without accessing a physical memory page.

#### Independent Claim 1

Independent claim 1 is directed to a method for providing immediate virtual memory (Current Application, lines 25-31 of page 4) within a computer system. Method steps include: (1) allocating a new translation (302 in Figure 3) for a virtual memory page; and (2) setting one or more bit flags (304 in Figure 3) within the translation to indicate that the translation specifies an immediate virtual memory page.

### Dependent Claims 2 – 12

Dependent claim 2 is directed to the method of claim 1 wherein the new translation (302 in Figure 3) is a translation look-aside buffer entry (212 in Figure 2) allocated within a translation look-aside buffer (218 in Figure 2). Dependent claim 3 is directed to the method of claim 2 wherein the new translation look-aside buffer entry is a translation look-aside buffer entry (212 in Figure 2) allocated within a virtual hash page table. Dependent claim 4 is directed to the method of claim 1 wherein the new translation (302 in Figure 3) is allocated within a memory-resident operating-system data structure. Dependent claim 5 is directed to the method of claim 1 wherein, when an immediate virtual memory page is accessed by a READ access instruction, a specified value is returned (320 in Figure 3 and Current Application, line 30 of page 6 to line 3 of page 7). Dependent claim 6 is directed to the method of claim 5 wherein the specified value is generated by a processor logic circuit (Current Application, lines 4-7 of page 7). Dependent claim 7 is directed to the method of claim 5 wherein the specified value is obtained from a default-valued processor register (Current Application, lines 8-10 of page 7). Dependent claim 8 is directed to the method of claim 5 wherein the specified value is specified by one of: (1) a software specification within an operating system; or (2) a hardware logic circuit. Dependent claim 9 is directed to the method of claim 5 wherein the specified value is 0 (Current Application, line 14 of page 7 to line 6 of page 8). Dependent claim 10 is directed to the method of claim 5 wherein the specified value is any fixed, non-zero bit pattern of any size (Current Application, line 14 of page 7 to line 6 of page 8). Dependent claim 11 is directed to the method of claim 5 wherein the specified value is a random number obtained by processor logic algorithmically, from electronic noise, or from another physical source (Current Application, line 14 of page 7 to line 6 of page 8). Dependent claim 12 is directed to the method of claim 1 wherein, when an immediate virtual memory page is accessed by a WRITE access instruction, an exception is generated to allow an operating system to allocate and initialize a physical memory page corresponding to the virtual memory page (Current Application, lines 14-23 of page 6).

### Independent Claim 13

Independent claim 13 is directed to a computer processor that provides architecture support (Figure 5 and Current Application, lines 3-30 of page 9) for immediate virtual memory (Current Application, lines 25-31 of page 4). The claimed computer processor includes: (1) processor logic (Current Application, lines 24-25 of page 5) for



executing computer instructions and fetching instructions and data from memory; and (2) processor logic for reading one or more control bits within a translation (302 in Figure 3) and determining whether or not a corresponding unit of memory is immediate (312 in Figure 3 and Current Application, lines 9-13 of page 6).

#### Dependent Claims 14 – 20

Dependent claim 14 is directed to the computer processor of claim 13 further including: (1) processor logic (Current Application, lines 24-25 of page 5) that, upon READ access to memory determined to be immediate, returns a (320 in Figure 3 and Current Application, line 30 of page 6 to line 3 of page 7); and (2) processor logic that, upon WRITE access to immediate memory, generates an immediate memory exception to allow an operating system to allocate and initialize physical memory corresponding to the immediate memory (Current Application, lines 14-23 of page 6). Dependent claim 15 is directed to the computer processor of claim 14 wherein the specified value is generated by a processor logic circuit (Current Application, lines 4-7 of page 7). Dependent claim 16 is directed to the computer processor of claim 14 wherein the specified value is obtained from a specified processor register (Current Application, lines 8-10 of page 7). Dependent claim 17 is directed to the computer processor of claim 14 wherein the specified value is 0 (Current Application, line 14 of page 7 to line 6 of page 8). Dependent claim 18 is directed to the computer processor of claim 14 wherein the specified value is any fixed, non-zero bit pattern of any size (Current Application, line 14 of page 7 to line 6 of page 8). Dependent claim 19 is directed to the computer processor of claim 14 wherein the specified value is a random number obtained by processor logic (Current Application, lines 24-25 of page 5) algorithmically, from electronic noise, or from another physical source (Current Application, line 14 of page 7 to line 6 of page 8). Dependent claim 20 is directed to the computer processor of claim 14 wherein the specified value is specified by one of: (1) a software specification within an operating system; or (2) a hardware logic circuit.

#### Independent Claim 21

Independent claim 21 is directed to an operating system that allocates an immediate virtual memory page within a computer system. The operating system allocates an immediate virtual memory page by: (1) allocating a new translation (302 in Figure 3) for the virtual memory page; and (2) setting an immediate bit flag (304 in Figure 3) within the

translation to indicate that the corresponding virtual memory page is immediate, with no allocated physical memory.

Dependent Claim 22-31

Dependent claim 22 is directed to the operating system of claim 21 wherein the new translation (302 in Figure 3) is a translation look-aside buffer entry (212 in Figure 2) allocated within a translation look-aside buffer (218 in Figure 2). Dependent claim 23 is directed to the operating system of claim 22 wherein the new translation look-aside buffer entry (212 in Figure 2) is a translation look-aside buffer entry allocated within a virtual hash page table. Dependent claim 24 is directed to the operating system of claim 21 wherein the new translation (302 in Figure 3) is allocated within a memory-resident operating-system data structure. Dependent claim 25 is directed to the operating system of claim 21 wherein, when an immediate virtual memory page is accessed by a READ access instruction, a specified value is returned (320 in Figure 3 and Current Application, line 30 of page 6 to line 3 of page 7). Dependent claim 26 is directed to the operating system of claim 25 wherein the specified value is generated by a processor logic circuit (Current Application, lines 4-7 of page 7). Dependent claim 27 is directed to the operating system of claim 25 wherein the specified value is obtained from a specified processor register (Current Application, lines 8-10 of page 7). Dependent claim 28 is directed to the operating system of claim 25 wherein the specified value is 0 (Current Application, line 14 of page 7 to line 6 of page 8). Dependent claim 29 is directed to the operating system of claim 25 wherein the specified value is -1 in two's complement arithmetic (Current Application, line 14 of page 7 to line 6 of page 8). Dependent claim 30 is directed to the operating system of claim 25 wherein the specified value is a random number obtained by processor logic (Current Application, lines 24-25 of page 5) algorithmically, from electronic noise, or from another physical source (Current Application, line 14 of page 7 to line 6 of page 8). Dependent claim 31 is directed to the operating system of claim 21 wherein, when an immediate virtual memory page is accessed by a WRITE access instruction, an immediate-virtual-memory-page exception is generated to allow the operating system to allocate and initialize a physical memory page corresponding to the virtual memory page (Current Application, lines 14-23 of page 6).

GROUND OF REJECTION TO BE REVIEWED ON APPEAL

1. Rejection of claims 21-31 under 35 U.S.C. § 101.
2. The rejection of claims 1-2, 4, 13, 21-22, and 24 under 35 U.S.C. § 102(b) as being anticipated by "Inside Windows NT 2d. Edition," David A. Solomon ("Solomon").
3. The rejection of claims 5, 8-9, 12, 14, 17, 20, 25, 28-29, and 31 under 35 U.S.C. § 102(b) as being anticipated by as being anticipated by Solomon in view of an email exchange obtained at the Internet address <<http://sqid-cache.org/mailarchive/sqi-users/199708/0124.html>> ("Wemm") provided in accordance with M.P.E.P. § 2131.01(II).
4. The rejection of claims 2 and 22 under 35 U.S.C. § 102(b) as being anticipated by, or, in the alternative, as obvious under 35 U.S.C. § 103(a) over, Solomon.
5. The rejection of claims 6-7, 15-16, and 26-27 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm, the latter being provided in accordance with M.P.E.P. § 2131.01(II), and further in view of "Structured Computer Organization 2d. Edition" by Andrew S. Tanenbaum ("Tanenbaum").
6. The rejection of claims 10, 18, and 30 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm and further in view of LeClerc, U.S. Patent No. 6,857,041 B2 ("LeClerc").
7. The rejection of claims 11 and 19 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm and further in view of Liew, U.S. Patent No. 6,665,249 ("Liew").
8. The rejection of claim 29 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm in further view of Sakakura et al., US Patent No. 5,625,795 ("Sakakura") and <http://www.cs.jcu.edu.au/Subjects/cp1200/1996/org/node9.html> ("Sloane").
9. Objection to Figure 3.

### ARGUMENT

Claims 1-31 are pending in the current application. In an Office Action dated September 7, 2006 ("Office Action"), the Examiner objected to Figure 3, rejected claims 21-31 under 35 U.S.C. § 101, rejected claims 1-2, 4, 13, 21-22, and 24 under 35 U.S.C. § 102(b) as being anticipated by "Inside Windows NT 2d. Edition," David A. Solomon ("Solomon"), rejected claims 5, 8-9, 12, 14, 17, 20, 25, 28-29, and 31 under 35 U.S.C. § 102(b), as being anticipated by Solomon in view of an email exchange obtained at the Internet address <<http://sqid-cache.org/mailarchive/sqi-users/199708/0124.html>> ("Wemm") provided in accordance with M.P.E.P. § 2131.01(II), rejected claims 2 and 22 under 35 U.S.C. § 102(b) as anticipated by, or, in the alternative, as obvious under 35 U.S.C. § 103(a) over, Solomon, rejected claims 6-7, 15-16, and 26-27 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm, the latter being provided in accordance with M.P.E.P. § 2131.01(II) and further in view of "Structured Computer Organization 2d. Edition" by Andrew S. Tanenbaum ("Tanenbaum"), rejected claims 10, 18, and 30 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm and further in view of LeClerc, U.S. Patent No. 6,857,041 B2 ("LeClerc"), rejected claims 11 and 19 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm and further in view of Liew, U.S. Patent No. 6,665,249 ("Liew"), and rejected claim 29 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm in further view of Sakakura et al., US Patent No. 5,625,795 ("Sakakura") and <http://www.cs.jcu.edu.au/Subjects/cp1200/1996/org/node9.html> ("Sloane"). Appellant respectfully traverses all of the many above-listed rejections.

In an originally filed Appeal Brief, Appellant's representative attempted to provide concise arguments with regard to the many unfounded, separate rejections made by the Examiner based on a large number of unrelated references. The originally filed Appeal Brief quite clearly stated that none of the cited references, alone or in any combination, anticipate or make obvious the current claims. Appellant's representative believes that all of the many rejections based on the cited references were therefore addressed. However, that Appeal Brief was deemed non-compliant in a Notification of Non-Compliant Appeal Brief issued June 20, 2007. Therefore, Appellant's representative is submitting a far lengthier and probably substantially less clear Appeal Brief in order to comply with the Notification of Non-Compliant Appeal Brief. Appellant's representative apologizes for the length of the amended Appeal Brief. All of the rejections are primarily based on Solomon, and Solomon is

simply unrelated to the new type of virtual memory, immediate virtual memory, disclosed in the current application and claimed in the current claims. Appellant's representative would much prefer to traverse all of the rejections, based on Solomon, in one fell swoop, as was done in the originally filed Appeal Brief.

In the Notification of Non-Compliant Appeal Brief, the Examiner notes: "The Grounds of Rejection section also includes a reference to a Drawings Objection made by the Examiner." However, there is no citation to rule or statute forbidding such reference, nor even a statement suggesting that the Grounds of Rejection section cannot include such a reference. The Examiner has continued to make a technically unfounded objection to Figure 3, insisting that there is a missing step when, in fact, as carefully explained by Appellant, there is not. The Examiner has failed to respond to Appellant's arguments as to why the suggested change to Figure 3 would be technically incorrect. The Examiner states, in the Office Action, that Appellant must alter Figure 3 as demanded by the Examiner, which, in Appellant's opinion, would lead to a technically incorrect figure, and the Examiner states that the "objection to the drawings will not be held in abeyance," presumably indicating that, should Appellant continue to insist on a technically correct rendering of Appellant's invention, the Examiner will reject Appellant's application and all of the claims. 37 CFR 41.37 requires a "concise statement of each ground of rejection presented for review." 37 CFR 41.37 does not qualify "ground of rejection" to include only claims rejections under 35 U.S.C. §§ 101, 102, and 103. Finding no citation to rule or statute in the Non-Compliant Appeal Brief with regard to including the drawing objection as a ground of rejection, and faced with a continuing demand to alter a figure to create a technically incorrect application, without regard for Appellant's arguments concerning the technical incorrectness of the figure change demanded by the Examiner, Appellant's representative maintains the reference to the drawing objection in the Grounds of Rejection section.

In order to keep the length of this Appeal Brief at least somewhat reasonable, Appellant first provides common background material, before arguing each issue separately. Appellant then provides many separate arguments, most referring back to the background section. In many ways, the thrust of Appellant's arguments can be found in the following background section.

#### **COMMON BACKGROUND FOR SUBSEQUENT, SEPARATE ARGUMENTS**

Immediate Virtual Memory

The phrase "immediate virtual memory" is not currently a term of art, but instead was devised by Appellant to describe a new type of virtual memory that is the subject of the current application, to which the current claims are directed. Immediate virtual memory is concisely summarized on lines 25-31 of the current application:

Various embodiments of the present invention provide for immediate allocation of virtual memory on behalf of processes running within a computer system. One or more bit flags within each translation indicate whether or not a corresponding virtual memory page is immediate. READ access to immediate virtual memory is satisfied by hardware-supplied or software-supplied values. WRITE access to immediate virtual memory raises an exception to allow an operating system to allocate physical memory for storing values written to the immediate virtual memory by the WRITE access.

In other words, an immediate virtual memory page is represented by a translation with an immediate-virtual-memory bit set to differentiate the immediate virtual memory page from conventional virtual memory pages. No physical page is allocated and initialized for an immediate virtual memory page unless a WRITE operation is directed to the immediate virtual memory page. READ operations directed to the immediate virtual memory page prior to direction of a WRITE operation to the immediate virtual memory page are satisfied, in preferred embodiments of the present invention, by returning values generated by processor logic circuits or read from processor registers, rather than returning values stored in a physical memory page corresponding to a conventional virtual memory page.

In many of the rejections, discussed below, the Examiner appears to define "intermediate virtual memory" to mean "well-known, lazy physical-page allocation commonly used in operating systems that provide virtual memory to processes." The Examiner is not allowed to redefine a phrase clearly defined and consistently used in the current application in order that a cited reference read on claims that include that language. The courts have consistently held that language used in a claim must be interpreted according to clear definitions in the specification and, lacking definition in the specification, to the well-known meaning of the phrase to those skilled in art, as for example:

"Words of a claim 'are generally given their ordinary and customary meaning.'" Phillips v. AWH Corp., 415 F.3d 1303, 1312 (Fed. Cir. 2005) (en banc). A patentee, however, can "act as his own lexicographer to specifically define terms of a claim contrary to their ordinary meaning." Chef Am., Inc. v.

Lamb-Weston, Inc., 358 F.3d 1371, 1374 (Fed. Cir. 2004) (citation omitted). "The inquiry into how a person of ordinary skill in the art understands a claim term provides an objective baseline from which to begin claim interpretation." Id. "Importantly, the person of ordinary skill in the art is deemed to read the claim term not only in the context of the particular claim in which the disputed term appears, but in the context of the entire patent, including the specification." Id. "In determining the meaning of the disputed claim limitation, we look principally to the intrinsic evidence of record, examining the claim language itself, the written description, and the prosecution history, if in evidence." See Phillips, 415 F.3d at 1312-17. "Claims must be read in view of the specification, of which they are a part." Phillips v. AWH Corp., 415 F.3d 1303, 1315 (Fed. Cir. 2005) (en banc) (internal quotations omitted). Indeed, the specification is "[u]sually . . . dispositive" and "is the single best guide to the meaning of a disputed term."

The phrase "immediate virtual memory" is a new phrase, without previous use in the field of operating systems, as far as Appellant and Appellant's representative are aware. Therefore, the meaning of this phrase as used in the claims must be the definition of the phrase in the current application, summarized above. Were the Examiner allowed to redefine claim language at will, claims would have no meaning. Immediate memory, as discussed above, is a type of virtual memory that does not result in allocation of physical pages until a WRITE operation is directed to the immediate virtual memory, but that, prior to a WRITE operation, can be read, with values returned for READ access operations prior to a WRITE operation returned not from a memory page, but instead by logic circuits within a processor or from processor registers. As discussed below, lazy page allocation used in many well-known operating systems does not correspond to this definition.

#### Solomon

Solomon's virtual-memory system does not provide immediate virtual memory. Solomon discusses a very standard, conventional operating system with conventional virtual-memory mechanisms and page-fault handling. For example, in Table 513 on pages 265-266 of Solomon, Solomon lists the various types of page faults handled by the Windows NT operating system:

**Table 5-13 Reasons for Access Faults**

Reason for Fault	Result
Accessing a page that is not resident in memory but is on disk in a page file or mapped file	Allocate a physical page and read the desired page from disk and into the working set
Accessing a page that is on the standby or modified list	Transition the page to the process or system working set
Accessing a page that has no committed storage (for example, reserved address space or address space that is not allocated)	Access violation
Accessing a page from user mode that can be accessed only in kernel mode	Access violation
Writing to a page that is read-only	Access violation
Accessing a demand-zero page	Add a zero-filled page to the process working set
Writing to a guard page	Guard-page violation (if a reference to a user-mode stack, perform automatic stack expansion)
Writing to a copy-on-write page	Make process-private copy of page and replace original in process or system working set
Referencing a page in system space that is valid but not in the process page directory (for example, if paged pool expanded after the process page directory was created)	Copy page directory entry from master system page directory structure and dismiss exception. (This fault is never pointed to by hardware.)
On a multiprocessor system, writing to a page that is valid but hasn't yet been written to	Set dirty bit in PTE

Inspection of this table reveals that there is no page fault in Windows NT for implementing immediate virtual memory. Windows NT does have a page fault corresponding to accessing a "demand-zero page." In response to that page fault, the operating system adds a zero-filled page to the process working set. This is described, in more detail, on page 266 of Solomon under the bulleted heading "Demand Zero:"

The desired page must be satisfied with a page of zeroes. The pager looks at the zero page list. If the list is empty, the pager takes a page from the standby list and zeros it. The PTE format is the same as the page file PTE shown above, but the page file number and offset are zeros.

As clearly stated by Solomon, the operating system actually zeros a physical page in handling a "demand-zero" page fault. There is no mention in Solomon of generating default values by hardware or by software-executable routine for return to an accessing process, rather than



allocating and initializing an actual physical memory page. Solomon does not in any way distinguish between READ and WRITE access to demand-zero pages.

On pages 261-262 of Solomon, Solomon describes a standard, conventional translation look-aside buffer. The TLB entries described in Solomon include data portions that contain a physical page number, protection field, valid bit, and usually a dirty bit, indicating the condition of the page to which the cache PTE corresponds. Solomon does not teach, mention, or even suggest an immediate-virtual-memory bit, which is not surprising, since Solomon does not teach, mention, or suggest immediate virtual memory.

Finally, Solomon describes virtual address descriptors on pages 273-275, as follows:

*The memory manager uses a demand-paging algorithm to know when to load pages into memory, waiting until some thread references an address and incurs a page fault before retrieving the page from disk. Like copy-on-write, demand paging is a form of lazy evaluation--waiting to perform a task until it is required.*

*The memory manager uses lazy evaluation not only to bring pages into memory but also to construct the page tables required to describe new pages. For example, when a thread commits a large region of virtual memory with *VirtualAlloc*, the memory manager could immediately construct the page tables required to access the entire range of allocated memory. But what if some of that range is never accessed? Creating page tables for the entire range would be a wasted effort. Instead, the memory manager waits to create a page table until a thread incurs a page fault, and then it creates a page table for that page. This method significantly improves performance for processes that reserve and/or commit a lot of memory but access it sparsely.*

With the lazy-evaluation algorithm, allocating even large blocks of memory is a fast operation. This performance gain is not without its trade-offs, however: when a thread allocates memory, the memory manager must respond with a range of addresses for the thread to use. Because the memory manager doesn't build page tables until the thread actually accesses the memory, it can't look there to determine which virtual addresses are free. To solve this problem, the memory manager maintains another set of data structures to keep track of which virtual addresses have been reserved in the process's address space and which have not. These data structures are known as virtual address descriptors (VADs). For each process, the memory manager maintains a set of VADs that describes the status of the process's address space. VADs are structured as a self-balancing binary tree to make lookups efficient. A diagram of a VAD tree is shown in Figure 5-15 on the following page.

When a process reserves address space or maps a view of a section, the memory manager creates a VAD to store any information supplied by the allocation request, such as the range of addresses being reserved, whether the range will be shared or private, whether a child process can inherit the contents of the range, and the page protection applied to pages in the range.

When a thread first accesses an address, the memory manager must create a PTE for the page containing the address. To do so, it finds the VAD whose address range contains the access address and uses the information it finds to fill in the PTE. If the address falls outside the range covered by the VAD, the memory manager knows that the thread did not allocate the memory before attempting to use it and therefore generates an access violation. (emphasis added)

These virtual-address descriptors are used to implement lazy evaluation in bringing pages into memory and constructing page tables required to describe the pages. As is commonly done in most currently available operating systems, the memory manager waits to create a page table and allocate a page until the page is actually accessed by a process. As explicitly stated by Solomon, when a thread first accesses a virtual address, the memory manager creates a page-table entry for the page and allocates the page. Solomon does not in this passage, or in any other passage, distinguish between READ and WRITE access. Thus, Solomon explicitly states that, upon any first access, including a first READ access, a page table entry is created, and a physical memory page allocated, for the accessed virtual-memory address. There is nothing in Solomon to suggest physical allocation only for WRITE accesses, and generating default values in hardware or programmatically for READ access. In other words, Solomon does not teach, mention, or suggest immediate virtual memory, and is therefore unrelated to the currently claimed invention.

#### Wemm

Apparently Wemm was cited for the mention of demand zeroing of pages.

Wemm explains demand zeroing as follows:

The pages are not "really" attached to your process yet, but when you access them for the first time, the page fault causes the page to be connected to the process address base and zeroed - this saves a necessary zeroing of pages that are allocated but never used.

This is entirely and exactly the demand-zeroing of pages described in Solomon, discussed in the previous subsection. Note that, whenever a page is accessed, regardless of whether the

access is a READ access or a WRITE access, a page fault is generated causing the page to be allocated and zeroed. This is not the same as immediate virtual memory, in which READ accesses do not cause page faults in page allocation, but instead elicit the return of hardware-generated or executable-software-routine-generated default values that are returned to the accessing entity. Like Solomon, Wemm does not teach, mention, or suggest immediate virtual memory, and is unrelated to the currently claimed invention.

#### LeClerc

LeClerc is apparently cited by the Examiner for the proposition that physical memory can be initialized to any suitable value. Appellant's representative agrees that physical memory can be initialized to any suitable value. Initialization of physical memory is well known, and has been for at least 50 years. However, LeClerc does not teach, mention, or suggest immediate virtual memory.

#### Liew

Liew is cited by the Examiner, as LeClerc, for the proposition that physical memory may be initialized to have a randomly generated value or value "-1." As with LeClerc, Appellant's representative appreciates that physical memory can be initialized to any value. As with LeClerc, this has been well known for at least 50 years. However, Liew explicitly states that a pseudo-random number generator is used to generate the random data, rather than a true random-number-generating process, such as using signal noise. Thus, Liew does not quite teach that for which it is cited. Liew does not teach, mention, or suggest immediate virtual memory.

#### Sakakura

Sakakura is cited by the Examiner, as LeClerc, for the proposition that physical memory may be initialized to have a randomly generated value or value "-1." As with LeClerc, Appellant's representative appreciates that physical memory can be initialized to any value. As with LeClerc, this has been well known for at least 50 years. However, Liew explicitly states that a pseudo-random number generator is used to generate the random data, rather than a true random-number-generating process, such as using signal noise. Thus, Sakakura does not quite teach that for which it is cited. Sakakura does not teach, mention, or suggest immediate virtual memory.

Sloane

Sloane is cited by the Examiner for the proposition that it is obvious to represent the value "-1" as a two's complement number. Since two's complement representation of digital values has been used for at least 50 years in computer hardware, Appellant's representative happily acknowledges that it is quite obvious to represent the value "-1" in two's complement arithmetic. Sloane does not teach, mention, or suggest immediate virtual memory.

**ISSUE 1**1. Rejection of claims 21-31 under 35 U.S.C. § 101.

In the rejection of claims 21-31 under 35 U.S.C. § 101, the Examiner states:

Claims 21-31 are rejected under 35 U.S.C. § 101 because the claimed invention is directed to non-statutory subject matter. The claims appear to disclose an operating system without a computer-readable medium needed to realize the operating system's functionality. Such a claimed operating system does not define any structural and functional interrelationships between the operating system and other claimed elements of a computer, which permit the operating system's functionality to be realized.

Subsequently, the Examiner states:

Regarding Applicant's Argument directed towards the 35 U.S.C. 101 rejection of page 17, the Examiner disagrees. An Operating System has been claimed, however a statutory medium upon which the OS resides, and from which it must be executed from, has not been recited.

Appellant's representative has carefully examined 35 U.S.C. § 101, and cannot find in that statute any requirement for a claim directed towards an operating-system feature to recite "a computer-readable medium needed to realize the operating system's functionality." Appellant's representative has also carefully read the "Interim Guidelines for Examination of Patent Applications for Patent Subject Matter Eligibility," and can find no such requirement there. Lacking a citation to a statute, case law, or USPTO Examination Procedures that indicates a requirement for a claim directed towards an operating-system feature to recite "a computer-readable medium needed to realize the operating system's

functionality," this rejection is unfounded and improper.

Indeed, the "Interim Guidelines for Examination of Patent Applications for Patent Subject Matter Eligibility" indicates that the basic 35 U.S.C. § 101 requirement for patentability is for a claimed invention to have a useful, real-world application. An operating system that "allocates an immediate virtual memory page within a computer system by allocating a new translation for the virtual memory page" and "setting an immediate bit flag within the translation to indicate that the corresponding virtual memory page is immediate, with no allocated physical memory," addresses the computational and time overhead associated with allocation of virtual-memory pages during initialization of processes, discussed in the Current Application on lines 17-22 of page 4, by deferring page allocation until a WRITE operation is directed to the virtual memory pages, as discussed in the Current Application on lines 25-32 of page 4 and on line 14 of page 6 to line 3 of page 7. Increasing the efficiency of process initialization directly increases the overall processing efficiency of a modern computer system. The claimed invention easily satisfies the rather broad standards for patentability expressed in 35 U.S.C. § 101 and in the "Interim Guidelines for Examination of Patent Applications for Patent Subject Matter Eligibility." Moreover, allocation of an immediate memory page and setting an immediate bit flag within a translation constitute a clear and unambiguous change of state of a computer system, as required by another test of patentability.

Finally, operating systems are generally well known entities. Indeed, operating systems contain many important and necessary features, but Appellant is under no obligation to include each of these features in the current claims. Otherwise, the current claims would necessarily require hundreds or thousands of pages of text. Nor is Appellant required to describe well-known operating-system features in the specification. It makes no sense for the Examiner to choose a single feature or component of an operating system, with no particular bearing or relevance to the current claimed invention, and insist that the current claims include mention of that feature or component. As well-known to those familiar with computer systems and computer science, modern computers generally need electricity, power supplies, processors, internal busses, registers, memory caches, disk drives, various I/O controllers, and many other components. Do all of these components need to be included in a claim to an operating-system feature under 35 U.S.C. § 101? Moreover, it is unclear exactly what the phrase "computer-readable medium needed to realize the operating system's functionality" means. Do computer-readable media include 5" floppy disks? Few modern

operating systems require 5" floppy drives. It is equally unclear to what the Examiner is referring to by stating: "a statutory medium upon which the OS resides, and from which it must be executed from, has not been recited." Appellant's representative is not aware of any statutory medium on which an operating system resides, and has no idea to what a "statutory medium" might refer. Generally, operating system code is executed within a processor, and not from statutory media. Operating system code is generally stored on a mass-storage device, within various caches and memories, and eventually loaded into processor registers for execution. This is quite well known to those familiar with computing. What is the statutory medium from which an operating system must be executed? Processor registers? Cache memory? The mass-storage device?

## ISSUE 2

2. The rejection of claims 1-2, 4, 13, 21-22, and 24 under 35 U.S.C. § 102(b) as being anticipated by "Inside Windows NT 2d. Edition," David A. Solomon ("Solomon").

### The Examiner has Made a Clear Error in Attempting to Draw an Equivalence Between Anything Disclosed in Solomon and Immediate Virtual Memory, First Described and Defined in the Current Application

The first anticipation rejection of claim 1 based on the Solomon reference is exemplary of the many anticipation and obviousness-type rejections included in the Office Action. The Examiner states:

A method for providing immediate virtual memory within a computer system (Pg. 219, ¶s 1-2; **it is noted that the reserved memory is the immediate virtual memory**), the method comprising:

Allocating a new translation (Pgs. 256-259 **Page Table Entries (PTE), 273-274 Virtual Address Descriptors (VAD)**) for a virtual memory page (Pgs. 273, ¶4 and 274 ¶¶**The allocation process consists of the allocation of the VAD and the PTE with both structures being part of the translation**); and

Setting one or more bit flags within the translation to indicate that the translation specifies an immediate virtual page (Pgs. 258-259 **Fig. 5-11, Table 5-12 Valid bit**).

As discussed above in detail, Solomon's reserved memory relates to a lazy-evaluation method

in bringing pages into memory and constructing page tables required to describe the pages. As is commonly done in most currently available operating systems, the memory manager waits to create a page table with virtual-memory translations and waits to allocate a page until the page is actually accessed by a process. As explicitly stated by Solomon, when a thread first accesses a virtual address, the memory manager creates a page-table entry, i.e. virtual-memory translation, for the page and allocates the page. Solomon does not distinguish between READ and WRITE access. Solomon explicitly states that, upon any first access, including a first READ access, a page table entry is created, and a physical memory page allocated, for the accessed virtual-memory address. There is nothing in Solomon to suggest physical allocation only for WRITE accesses, and generating default values in hardware or programmatically for READ access. In other words, Solomon does not teach, mention, or suggest immediate virtual memory, and is therefore unrelated to the currently claimed invention.

Moreover, the phrase "reserve memory" is explicitly defined by Solomon as follows:

To solve this problem, the memory manager maintains another set of data structures to keep track of which virtual addresses have been reserved in the process's address space and which have not.

In other words, reserved memory is a range of virtual addresses that have been reserved for future allocation. In Solomon, the phrase "reserved memory" does not refer to virtual-memory translations, which Solomon specifically avoids initially allocating. Instead, the phrase "reserved memory" refers to a range of addresses for which no virtual-memory translations are allocated, and that range of virtual addresses is stored in a set of data structures separate from the virtual-memory page tables and translation.

Thus, the Examiner has chosen to draw a correspondence between the claim language "immediate virtual memory" and a completely unrelated concept mentioned in Solomon, and reject claim 1 based on a mischaracterization of both the phrase "immediate virtual memory" and a mischaracterization of the phrase "reserved memory." Because claim 1 clearly indicates that an immediate virtual-memory page is represented within a computer system by a virtual-memory translation with an immediate bit flag set, and because Solomon's lazy evaluation defers allocation of virtual-memory translations until a virtual-memory page is allocated, Solomon cannot possibly teach, mention, or suggest immediate virtual memory. Moreover, Solomon does not teach, mention, or suggest deferring physical-

page allocation until a WRITE operation, and returning values for READ operations, in the interim, by generating the values via a logic circuit or access to the value in a processor register, as immediate virtual memory operates and as the phrase "immediate virtual memory" is clearly defined in the current application.

Claim 1 reads, with added emphasis:

1. A method for providing *immediate virtual memory* within a computer system, the method comprising:  
allocating a new translation for a virtual memory page; and  
setting one or more bit flags within the translation to indicate that the translation specifies an *immediate virtual memory page*.

As can be readily appreciated, claim 1 expressly and twice recites the phrase "immediate virtual memory." The Examiner appears to base the rejection of claim 1 on a redefinition of the phrase "immediate virtual memory" to mean "standard lazy page allocation in a standard operating system." It is a clear error for the Examiner to interpret a phrase clearly defined and consistently used in the current application to mean something quite different, in order that the claim language be deemed to read on references cited by the Examiner. Immediate virtual memory is not simply an invalid page table entry, as would be indicated by a value of "0" in Solomon's valid bit, and is not a valid page table entry, as would be indicated by a value of "1" in Solomon's valid bit. It is, instead, valid for READ access but invalid for WRITE access. That is why the embodiment of the current claim in claim 1 recites a new bit flag to indicate that a page is an immediate virtual memory page. The Examiner has clearly erred in attempting to draw an equivalence between a well-known feature of operating systems, the valid bit in page table entries, with an entirely new bit field related to an entirely new type of virtual memory, recited in claim 1. Claim 1 cannot possibly be related to Solomon.

Independent claims 13 and 21 include language directed to immediate virtual memory, and therefore also cannot be anticipated by Solomon. None of the listed dependent claims are anticipated by Solomon, given that the independent claims 1, 13, and 21 are not anticipated by Solomon.

### ISSUE 3

3. The rejection of claims 5, 8-9, 12, 14, 17, 20, 25, 28-29, and 31 under 35 U.S.C. § 102(b) as being anticipated by as being anticipated by Solomon in view of an email exchange



obtained at the Internet address <http://sqid-cache.org/mailarchive/sqi-users/199708/0124.html> ("Wemm") provided in accordance with M.P.E.P. § 2131.01(II).

The Examiner has Made a Clear Error in Attempting to Draw an Equivalence Between Anything Disclosed in Solomon and Immediate Virtual Memory, First Described and Defined in the Current Application

Solomon does not teach, mention, or even remotely suggest "immediate virtual memory," as defined in the current application. Instead, Solomon describes very standard, lazy page allocation. Wemm also does not teach, mention, or even remotely suggest "immediate virtual memory." Immediate virtual memory pages are not allocated, unless written to. When read prior to being written to, the processor returns processor-generated values, rather than values stored on a physical memory page corresponding to a virtual memory address. Solomon and Wemm discuss operating systems that allocate memory pages upon any type of access, and that always return values stored in memory pages when virtual memory pages are read. All of the independent claims specifically recite the phrase "immediate virtual memory," and thus no claim of the current application, whether independent or dependent, can be anticipated by Solomon.

**ISSUE 4**

4. The rejection of claims 2 and 22 under 35 U.S.C. § 102(b) as being anticipated by, or, in the alternative, as obvious under 35 U.S.C. § 103(a) over, Solomon.

The Examiner has Made a Clear Error in Attempting to Draw an Equivalence Between Anything Disclosed in Solomon and Immediate Virtual Memory, First Described and Defined in the Current Application

Solomon does not teach, mention, or even remotely suggest "immediate virtual memory," as defined in the current application. Instead, Solomon describes very standard, lazy page allocation. Immediate virtual memory pages are not allocated, unless written to. When read prior to being written to, the processor returns processor-generated

values, rather than values stored on a physical memory page corresponding to a virtual memory address. Solomon discusses a standard operating system that allocates memory pages upon any type of access, and that always return values stored in memory pages when virtual memory pages are read. All of the impendent claims specifically recite the phrase "immediate virtual memory," and thus no claim of the current application, whether dependent or independent, can be anticipated or made obvious by Solomon. It is clear error for the Examiner to substitute the Examiner's own definition of the phrase "immediate virtual memory" for the clear definition of the phrase provided in the specification of the current application.

#### ISSUE 5

5. The rejection of claims 6-7, 15-16, and 26-27 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm, the latter being provided in accordance with M.P.E.P. § 2131.01(II), and further in view of "Structured Computer Organization 2d. Edition" by Andrew S. Tanenbaum ("Tanenbaum").

The Examiner has Made a Clear Error in Attempting to Draw an Equivalence Between Anything Disclosed in Solomon and Immediate Virtual Memory, First Described and Defined in the Current Application

Solomon does not teach, mention, or even remotely suggest "immediate virtual memory," as defined in the current application. Instead, Solomon describes very standard, lazy page allocation. Wemm also does not teach, mention, or even remotely suggest "immediate virtual memory." Tanenbaum does not teach, mention, or suggest immediate virtual memory, and appears to add nothing to the rejection. Immediate virtual memory pages are not allocated, unless written to. When read prior to being written to, the processor returns processor-generated values, rather than values stored on a physical memory page corresponding to a virtual memory address. Solomon and Wemm discuss operating systems that allocate memory pages upon any type of access, and that always return values stored in memory pages when virtual memory pages are read. All of the impendent claims specifically recite immediate virtual memory, and thus no claim of the current application, whether independent or dependent, can be made obvious by a combination of Solomon,

Wemm, and Tanenbaum, all of which fail to teach, mention, or suggest immediate virtual memory. It is clear error for the Examiner to substitute the Examiner's own definition of the phrase "immediate virtual memory" for the clear definition of the phrase provided in the specification of the current application.

#### ISSUE 6

6. The rejection of claims 10, 18, and 30 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm and further in view of LeClerc, U.S. Patent No. 6,857,041 B2 ("LeClerc").

The Examiner has Made a Clear Error in Attempting to Draw an Equivalence Between Anything Disclosed in Solomon and Immediate Virtual Memory, First Described and Defined in the Current Application

Solomon does not teach, mention, or even remotely suggest "immediate virtual memory," as defined in the current application. Instead, Solomon describes very standard, lazy page allocation. Wemm also does not teach, mention, or even remotely suggest "immediate virtual memory." LeClerc does not teach, mention, or suggest immediate virtual memory, and appears to add nothing to the rejection. Immediate virtual memory pages are not allocated, unless written to. When read prior to being written to, the processor returns processor-generated values, rather than values stored on a physical memory page corresponding to a virtual memory address. Solomon and Wemm discuss operating systems that allocate memory pages upon any type of access, and that always return values stored in memory pages when virtual memory pages are read. All of the independent claims specifically recite immediate virtual memory, and thus no claim of the current application, whether independent or dependent, can be made obvious by a combination of Solomon, Wemm, and LeClerc, all of which fail to teach, mention, or suggest immediate virtual memory. It is clear error for the Examiner to substitute the Examiner's own definition of the phrase "immediate virtual memory" for the clear definition of the phrase provided in the specification of the current application.

#### ISSUE 7

7. The rejection of claims 11 and 19 under 35 U.S.C. § 103(a) as being obvious over

Solomon in view of Wemm and further in view of Liew, U.S. Patent No. 6,665,249 ("Liew").

The Examiner has Made a Clear Error in Attempting to Draw an Equivalence Between  
Anything Disclosed in Solomon and Immediate Virtual Memory, First Described and  
Defined in the Current Application

Solomon does not teach, mention, or even remotely suggest "immediate virtual memory," as defined in the current application. Instead, Solomon describes very standard, lazy page allocation. Wemm also does not teach, mention, or even remotely suggest "immediate virtual memory." Liew does not teach, mention, or suggest immediate virtual memory, and appears to be cited for random-number generation when, in fact, Liew discloses pseudo-random-number generation. Immediate virtual memory pages are not allocated, unless written to. When read prior to being written to, the processor returns processor-generated values, rather than values stored on a physical memory page corresponding to a virtual memory address. Solomon and Wemm discuss operating systems that allocate memory pages upon any type of access, and that always return values stored in memory pages when virtual memory pages are read. All of the independent claims specifically recite immediate virtual memory, and thus no claim of the current application, whether independent or dependent, can be made obvious by a combination of Solomon, Wemm, and Liew, all of which fail to teach, mention, or suggest immediate virtual memory. It is clear error for the Examiner to substitute the Examiner's own definition of the phrase "immediate virtual memory" for the clear definition of the phrase provided in the specification of the current application.

**ISSUE 8**

8. The rejection of claim 29 under 35 U.S.C. § 103(a) as being obvious over Solomon in view of Wemm in further view of Sakakura et al., US Patent No. 5,625,795 ("Sakakura") and <http://www.cs.jcu.edu.au/Subjects/cp1200/1996/org/node9.html> ("Sloane").

The Examiner has Made a Clear Error in Attempting to Draw an Equivalence Between  
Anything Disclosed in Solomon and Immediate Virtual Memory, First Described and  
Defined in the Current Application

Solomon does not teach, mention, or even remotely suggest "immediate virtual memory," as defined in the current application. Instead, Solomon describes very standard, lazy page allocation. Wemm also does not teach, mention, or even remotely suggest "immediate virtual memory." Neither Sakakura nor Sloane teaches, mentions, or suggests immediate virtual memory, and appear to add nothing to the rejection. Immediate virtual memory pages are not allocated, unless written to. When read prior to being written to, the processor returns processor-generated values, rather than values stored on a physical memory page corresponding to a virtual memory address. Solomon and Wemm discuss operating systems that allocate memory pages upon any type of access, and that always return values stored in memory pages when virtual memory pages are read. All of the impendent claims specifically recite immediate virtual memory, and thus no claim of the current application, whether independent or dependent, can be made obvious by a combination of Solomon, Wemm, Sakakura, and Sloane, all of which fail to teach, mention, or suggest immediate virtual memory. It is clear error for the Examiner to substitute the Examiner's own definition of the phrase "immediate virtual memory" for the clear definition of the phrase provided in the specification of the current application.

## ISSUE 9

### 3. Objection to Figure 3.

The Examiner continues to insist that Figure 3 omits a page-allocation step carried out by an operating system. As explicitly stated in the current application, "Figure 3 shows a logical mechanism *embodied in processor logic* for implementing uninstantiated virtual memory pages according to one embodiment" (emphasis added). In step 316, "the processor logic determines whether or not the virtual address is being accessed for a WRITE operation." If so, then the processor raises an exception in step 318. Operating systems respond to such exceptions by allocating a page. Processors and processor logic do not. Figure 3 shows processor logic, not an operating system. The Examiner's continued objection is unfounded, and makes no sense. It is not possible to illustrate both processor logic and a complex operating system function in a single diagram, and there is no requirement in any statute, case law, or USPTO rule that would require Appellants to do so. Furthermore, the Examiner has failed to address Appellant's arguments with regard to the continued objection to Figure 3.

CONCLUSION

The current claims are directed to patentable subject matter and are directed to a new a type of virtual memory first disclosed in the current application. None of the cited references teach, mention, or suggest immediate virtual memory, and the cited references cannot therefore possibly anticipate or make obvious, alone or in any combination, any of the current claims.

Appellant respectfully submits that all statutory requirements are met and that the present application is allowable over all the references of record. Therefore, Appellant respectfully requests that the present application be passed to issue.

Respectfully submitted,  
John S. Worley  
*OLYMPIC PATENT WORKS PLLC*

By   
Robert W. Bergstrom  
Registration No. 39,906

Olympic Patent Works <sup>PLLC</sup>  
P.O. Box 4277  
Seattle, WA 98104  
206.621.1933 telephone  
206.621.5302 fax

CLAIMS APPENDIX

1. A method for providing immediate virtual memory within a computer system, the method comprising:
  - allocating a new translation for a virtual memory page; and
  - setting one or more bit flags within the translation to indicate that the translation specifies an immediate virtual memory page.
2. The method of claim 1 wherein the new translation is a translation look-aside buffer entry allocated within a translation look-aside buffer.
3. The method of claim 2 wherein the new translation look-aside buffer entry is a translation look-aside buffer entry allocated within a virtual hash page table.
4. The method of claim 1 wherein the new translation is allocated within a memory-resident operating-system data structure.
5. The method of claim 1 wherein, when immediate virtual memory is accessed by a READ access instruction, a specified value is returned.
6. The method of claim 5 wherein the specified value is generated by a processor logic circuit.
7. The method of claim 5 wherein the specified value is obtained from a default-valued processor register.
8. The method of claim 5 wherein the specified value is specified by one of:
  - a software specification within an operating system; or
  - a hardware logic circuit.
9. The method of claim 5 wherein the specified value is 0.
10. The method of claim 5 wherein the specified value is any fixed, non-zero bit pattern

of any size.

11. The method of claim 5 wherein the specified value is a random number obtained by processor logic algorithmically, from electronic noise, or from another physical source.

12. The method of claim 1 wherein, when immediate virtual memory is accessed by a WRITE access instruction, an exception is generated to allow an operating system to allocate and initialize a physical memory page corresponding to the virtual memory page.

13. A computer processor that provide architecture support for immediate virtual memory, the computer processor comprising:

processor logic for executing computer instructions and fetching instructions and data from memory; and

processor logic for reading one or more control bits within a translation and determining whether or not a corresponding unit of memory is immediate.

14. The computer processor of claim 13 further including:

processor logic that, upon READ access to memory determined to be immediate, returns a specified value; and

processor logic that, upon WRITE access to immediate memory, generates an immediate memory exception to allow an operating system to allocate and initialize physical memory corresponding to the immediate memory.

15. The computer processor of claim 14 wherein the specified value is generated by a processor logic circuit.

16. The computer processor of claim 14 wherein the specified value is obtained from a specified processor register.

17. The computer processor of claim 14 wherein the specified value is 0.

18. The computer processor of claim 14 wherein the specified value is any fixed, non-zero bit pattern of any size.



19. The computer processor of claim 14 wherein the specified value is a random number obtained by processor logic algorithmically, from electronic noise, or from another physical source.
20. The method of claim 14 wherein the specified value is specified by one of:
  - a software specification within an operating system; or
  - a hardware logic circuit.
21. An operating system that allocates an immediate virtual memory page within a computer system by:
  - allocating a new translation for the virtual memory page; and
  - setting an immediate bit flag within the translation to indicate that the corresponding virtual memory page is immediate, with no allocated physical memory.
22. The operating system of claim 21 wherein the new translation is a translation look-aside buffer entry allocated within a translation look-aside buffer.
23. The operating system of claim 22 wherein the new translation look-aside buffer entry is a translation look-aside buffer entry allocated within a virtual hash page table.
24. The operating system of claim 21 wherein the new translation is allocated within a memory-resident operating-system data structure.
25. The operating system of claim 21 wherein, when an immediate virtual memory page is accessed by a READ access instruction, a specified value is returned.
26. The operating system of claim 25 wherein the specified value is generated by a processor logic circuit.
27. The operating system of claim 25 wherein the specified value is obtained from a specified processor register.

28. The operating system of claim 25 wherein the specified value is 0.
29. The operating system of claim 25 wherein the specified value is -1 in two's complement arithmetic.
30. The operating system of claim 25 wherein the specified value is a random number obtained by processor logic algorithmically, from electronic noise, or from another physical source.
31. The operating system of claim 21 wherein, when an immediate virtual memory page is accessed by a WRITE access instruction, an immediate-virtual-memory-page exception is generated to allow the operating system to allocate and initialize a physical memory page corresponding to the virtual memory page.

EVIDENCE APPENDIX

None.

RELATED PROCEEDINGS APPENDIX

None.